mirror of
https://github.com/adulau/aha.git
synced 2024-12-30 20:56:23 +00:00
d2c0bdaa93
The McBSP1 port in OMAP3 processors (I believe OMAP2 too but I don't have specifications to check it) have additional CLKR and FSR pins for McBSP1 receiver. Reset default is that receiver is using bit clock and frame sync signal from those pins but it is possible to configure to use also CLKX and FSX pins as well. In fact, other McBSP ports are doing that internally that transmitter and receiver share the CLKX and FSX. Add functionaly that machine drivers can set the CLKR and FSR sources by using the snd_soc_dai_set_sysclk. Thanks to "Aggarwal, Anuj" <anuj.aggarwal@ti.com> for reporting the issue. Signed-off-by: Jarkko Nikula <jhnikula@gmail.com> Signed-off-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
60 lines
1.8 KiB
C
60 lines
1.8 KiB
C
/*
|
|
* omap-mcbsp.h
|
|
*
|
|
* Copyright (C) 2008 Nokia Corporation
|
|
*
|
|
* Contact: Jarkko Nikula <jhnikula@gmail.com>
|
|
* Peter Ujfalusi <peter.ujfalusi@nokia.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* version 2 as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but
|
|
* WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
|
|
* 02110-1301 USA
|
|
*
|
|
*/
|
|
|
|
#ifndef __OMAP_I2S_H__
|
|
#define __OMAP_I2S_H__
|
|
|
|
/* Source clocks for McBSP sample rate generator */
|
|
enum omap_mcbsp_clksrg_clk {
|
|
OMAP_MCBSP_SYSCLK_CLKS_FCLK, /* Internal FCLK */
|
|
OMAP_MCBSP_SYSCLK_CLKS_EXT, /* External CLKS pin */
|
|
OMAP_MCBSP_SYSCLK_CLK, /* Internal ICLK */
|
|
OMAP_MCBSP_SYSCLK_CLKX_EXT, /* External CLKX pin */
|
|
OMAP_MCBSP_SYSCLK_CLKR_EXT, /* External CLKR pin */
|
|
OMAP_MCBSP_CLKR_SRC_CLKR, /* CLKR from CLKR pin */
|
|
OMAP_MCBSP_CLKR_SRC_CLKX, /* CLKR from CLKX pin */
|
|
OMAP_MCBSP_FSR_SRC_FSR, /* FSR from FSR pin */
|
|
OMAP_MCBSP_FSR_SRC_FSX, /* FSR from FSX pin */
|
|
};
|
|
|
|
/* McBSP dividers */
|
|
enum omap_mcbsp_div {
|
|
OMAP_MCBSP_CLKGDV, /* Sample rate generator divider */
|
|
};
|
|
|
|
#if defined(CONFIG_ARCH_OMAP2420)
|
|
#define NUM_LINKS 2
|
|
#endif
|
|
#if defined(CONFIG_ARCH_OMAP15XX) || defined(CONFIG_ARCH_OMAP16XX)
|
|
#undef NUM_LINKS
|
|
#define NUM_LINKS 3
|
|
#endif
|
|
#if defined(CONFIG_ARCH_OMAP2430) || defined(CONFIG_ARCH_OMAP34XX)
|
|
#undef NUM_LINKS
|
|
#define NUM_LINKS 5
|
|
#endif
|
|
|
|
extern struct snd_soc_dai omap_mcbsp_dai[NUM_LINKS];
|
|
|
|
#endif
|