mirror of
https://github.com/adulau/aha.git
synced 2024-12-30 20:56:23 +00:00
2022c1f136
Montecito and Montvale behaves slightly differently than previous Itanium processors, resulting in the MCA due to a failed PIO read to sometimes surfacing outside the nofault code. This code is based on discussions with Intel CPU architects and verified at customer sites. Signed-off-by: Russ Anderson <rja@sgi.com> Signed-off-by: Tony Luck <tony.luck@intel.com>
36 lines
1.3 KiB
ArmAsm
36 lines
1.3 KiB
ArmAsm
/*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*
|
|
* Copyright (c) 2004-2007 Silicon Graphics, Inc. All Rights Reserved.
|
|
*/
|
|
|
|
|
|
/*
|
|
* The xp_nofault_PIOR function takes a pointer to a remote PIO register
|
|
* and attempts to load and consume a value from it. This function
|
|
* will be registered as a nofault code block. In the event that the
|
|
* PIO read fails, the MCA handler will force the error to look
|
|
* corrected and vector to the xp_error_PIOR which will return an error.
|
|
*
|
|
* The definition of "consumption" and the time it takes for an MCA
|
|
* to surface is processor implementation specific. This code
|
|
* is sufficient on Itanium through the Montvale processor family.
|
|
* It may need to be adjusted for future processor implementations.
|
|
*
|
|
* extern int xp_nofault_PIOR(void *remote_register);
|
|
*/
|
|
|
|
.global xp_nofault_PIOR
|
|
xp_nofault_PIOR:
|
|
mov r8=r0 // Stage a success return value
|
|
ld8.acq r9=[r32];; // PIO Read the specified register
|
|
adds r9=1,r9;; // Add to force consumption
|
|
srlz.i;; // Allow time for MCA to surface
|
|
br.ret.sptk.many b0;; // Return success
|
|
|
|
.global xp_error_PIOR
|
|
xp_error_PIOR:
|
|
mov r8=1 // Return value of 1
|
|
br.ret.sptk.many b0;; // Return failure
|