mirror of
https://github.com/adulau/aha.git
synced 2024-12-29 12:16:20 +00:00
7f1b358a23
This patch adds to ioatdma and dca modules support for Intel I/OAT DMA engine ver.3 (aka CB3 device). The main features of I/OAT ver.3 are: * 8 single channel DMA devices (8 channels total) * 8 DCA providers, each can accept 2 requesters * 8-bit TAG values and 32-bit extended APIC IDs Signed-off-by: Maciej Sosnowski <maciej.sosnowski@intel.com> Signed-off-by: Dan Williams <dan.j.williams@intel.com>
70 lines
2.4 KiB
C
70 lines
2.4 KiB
C
/*
|
|
* Copyright(c) 2004 - 2007 Intel Corporation. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the Free
|
|
* Software Foundation; either version 2 of the License, or (at your option)
|
|
* any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along with
|
|
* this program; if not, write to the Free Software Foundation, Inc., 59
|
|
* Temple Place - Suite 330, Boston, MA 02111-1307, USA.
|
|
*
|
|
* The full GNU General Public License is included in this distribution in the
|
|
* file called COPYING.
|
|
*/
|
|
#ifndef _IOAT_HW_H_
|
|
#define _IOAT_HW_H_
|
|
|
|
/* PCI Configuration Space Values */
|
|
#define IOAT_PCI_VID 0x8086
|
|
|
|
/* CB device ID's */
|
|
#define IOAT_PCI_DID_5000 0x1A38
|
|
#define IOAT_PCI_DID_CNB 0x360B
|
|
#define IOAT_PCI_DID_SCNB 0x65FF
|
|
#define IOAT_PCI_DID_SNB 0x402F
|
|
|
|
#define IOAT_PCI_RID 0x00
|
|
#define IOAT_PCI_SVID 0x8086
|
|
#define IOAT_PCI_SID 0x8086
|
|
#define IOAT_VER_1_2 0x12 /* Version 1.2 */
|
|
#define IOAT_VER_2_0 0x20 /* Version 2.0 */
|
|
#define IOAT_VER_3_0 0x30 /* Version 3.0 */
|
|
|
|
struct ioat_dma_descriptor {
|
|
uint32_t size;
|
|
uint32_t ctl;
|
|
uint64_t src_addr;
|
|
uint64_t dst_addr;
|
|
uint64_t next;
|
|
uint64_t rsv1;
|
|
uint64_t rsv2;
|
|
uint64_t user1;
|
|
uint64_t user2;
|
|
};
|
|
|
|
#define IOAT_DMA_DESCRIPTOR_CTL_INT_GN 0x00000001
|
|
#define IOAT_DMA_DESCRIPTOR_CTL_SRC_SN 0x00000002
|
|
#define IOAT_DMA_DESCRIPTOR_CTL_DST_SN 0x00000004
|
|
#define IOAT_DMA_DESCRIPTOR_CTL_CP_STS 0x00000008
|
|
#define IOAT_DMA_DESCRIPTOR_CTL_FRAME 0x00000010
|
|
#define IOAT_DMA_DESCRIPTOR_NUL 0x00000020
|
|
#define IOAT_DMA_DESCRIPTOR_CTL_SP_BRK 0x00000040
|
|
#define IOAT_DMA_DESCRIPTOR_CTL_DP_BRK 0x00000080
|
|
#define IOAT_DMA_DESCRIPTOR_CTL_BNDL 0x00000100
|
|
#define IOAT_DMA_DESCRIPTOR_CTL_DCA 0x00000200
|
|
#define IOAT_DMA_DESCRIPTOR_CTL_BUFHINT 0x00000400
|
|
|
|
#define IOAT_DMA_DESCRIPTOR_CTL_OPCODE_CONTEXT 0xFF000000
|
|
#define IOAT_DMA_DESCRIPTOR_CTL_OPCODE_DMA 0x00000000
|
|
|
|
#define IOAT_DMA_DESCRIPTOR_CTL_CONTEXT_DCA 0x00000001
|
|
#define IOAT_DMA_DESCRIPTOR_CTL_OPCODE_MASK 0xFF000000
|
|
|
|
#endif
|