mirror of
https://github.com/adulau/aha.git
synced 2024-12-27 19:26:25 +00:00
c3b4a740db
The maximum TSO size OSA can handle is 15 * PAGE_SIZE. This patch reduces gso_max_size to this value and adds some sanity checks and statistics to the TSO implementation. Since only layer 3 is able to do TSO move all TSO related functions to the qeth_l3 module. Signed-off-by: Frank Blaschka <frank.blaschka@de.ibm.com> Signed-off-by: David S. Miller <davem@davemloft.net>
867 lines
23 KiB
C
867 lines
23 KiB
C
/*
|
|
* drivers/s390/net/qeth_core.h
|
|
*
|
|
* Copyright IBM Corp. 2007
|
|
* Author(s): Utz Bacher <utz.bacher@de.ibm.com>,
|
|
* Frank Pavlic <fpavlic@de.ibm.com>,
|
|
* Thomas Spatzier <tspat@de.ibm.com>,
|
|
* Frank Blaschka <frank.blaschka@de.ibm.com>
|
|
*/
|
|
|
|
#ifndef __QETH_CORE_H__
|
|
#define __QETH_CORE_H__
|
|
|
|
#include <linux/if.h>
|
|
#include <linux/if_arp.h>
|
|
#include <linux/if_tr.h>
|
|
#include <linux/trdevice.h>
|
|
#include <linux/etherdevice.h>
|
|
#include <linux/if_vlan.h>
|
|
#include <linux/ctype.h>
|
|
#include <linux/in6.h>
|
|
#include <linux/bitops.h>
|
|
#include <linux/seq_file.h>
|
|
#include <linux/ethtool.h>
|
|
|
|
#include <net/ipv6.h>
|
|
#include <net/if_inet6.h>
|
|
#include <net/addrconf.h>
|
|
|
|
#include <asm/debug.h>
|
|
#include <asm/qdio.h>
|
|
#include <asm/ccwdev.h>
|
|
#include <asm/ccwgroup.h>
|
|
#include <asm/sysinfo.h>
|
|
|
|
#include "qeth_core_mpc.h"
|
|
|
|
/**
|
|
* Debug Facility stuff
|
|
*/
|
|
enum qeth_dbf_names {
|
|
QETH_DBF_SETUP,
|
|
QETH_DBF_QERR,
|
|
QETH_DBF_TRACE,
|
|
QETH_DBF_MSG,
|
|
QETH_DBF_SENSE,
|
|
QETH_DBF_MISC,
|
|
QETH_DBF_CTRL,
|
|
QETH_DBF_INFOS /* must be last element */
|
|
};
|
|
|
|
struct qeth_dbf_info {
|
|
char name[DEBUG_MAX_NAME_LEN];
|
|
int pages;
|
|
int areas;
|
|
int len;
|
|
int level;
|
|
struct debug_view *view;
|
|
debug_info_t *id;
|
|
};
|
|
|
|
#define QETH_DBF_CTRL_LEN 256
|
|
|
|
#define QETH_DBF_TEXT(name, level, text) \
|
|
debug_text_event(qeth_dbf[QETH_DBF_##name].id, level, text)
|
|
|
|
#define QETH_DBF_HEX(name, level, addr, len) \
|
|
debug_event(qeth_dbf[QETH_DBF_##name].id, level, (void *)(addr), len)
|
|
|
|
#define QETH_DBF_MESSAGE(level, text...) \
|
|
debug_sprintf_event(qeth_dbf[QETH_DBF_MSG].id, level, text)
|
|
|
|
#define QETH_DBF_TEXT_(name, level, text...) \
|
|
qeth_dbf_longtext(QETH_DBF_##name, level, text)
|
|
|
|
#define SENSE_COMMAND_REJECT_BYTE 0
|
|
#define SENSE_COMMAND_REJECT_FLAG 0x80
|
|
#define SENSE_RESETTING_EVENT_BYTE 1
|
|
#define SENSE_RESETTING_EVENT_FLAG 0x80
|
|
|
|
/*
|
|
* Common IO related definitions
|
|
*/
|
|
#define CARD_RDEV(card) card->read.ccwdev
|
|
#define CARD_WDEV(card) card->write.ccwdev
|
|
#define CARD_DDEV(card) card->data.ccwdev
|
|
#define CARD_BUS_ID(card) dev_name(&card->gdev->dev)
|
|
#define CARD_RDEV_ID(card) dev_name(&card->read.ccwdev->dev)
|
|
#define CARD_WDEV_ID(card) dev_name(&card->write.ccwdev->dev)
|
|
#define CARD_DDEV_ID(card) dev_name(&card->data.ccwdev->dev)
|
|
#define CHANNEL_ID(channel) dev_name(&channel->ccwdev->dev)
|
|
|
|
/**
|
|
* card stuff
|
|
*/
|
|
struct qeth_perf_stats {
|
|
unsigned int bufs_rec;
|
|
unsigned int bufs_sent;
|
|
|
|
unsigned int skbs_sent_pack;
|
|
unsigned int bufs_sent_pack;
|
|
|
|
unsigned int sc_dp_p;
|
|
unsigned int sc_p_dp;
|
|
/* qdio_input_handler: number of times called, time spent in */
|
|
__u64 inbound_start_time;
|
|
unsigned int inbound_cnt;
|
|
unsigned int inbound_time;
|
|
/* qeth_send_packet: number of times called, time spent in */
|
|
__u64 outbound_start_time;
|
|
unsigned int outbound_cnt;
|
|
unsigned int outbound_time;
|
|
/* qdio_output_handler: number of times called, time spent in */
|
|
__u64 outbound_handler_start_time;
|
|
unsigned int outbound_handler_cnt;
|
|
unsigned int outbound_handler_time;
|
|
/* number of calls to and time spent in do_QDIO for inbound queue */
|
|
__u64 inbound_do_qdio_start_time;
|
|
unsigned int inbound_do_qdio_cnt;
|
|
unsigned int inbound_do_qdio_time;
|
|
/* number of calls to and time spent in do_QDIO for outbound queues */
|
|
__u64 outbound_do_qdio_start_time;
|
|
unsigned int outbound_do_qdio_cnt;
|
|
unsigned int outbound_do_qdio_time;
|
|
unsigned int large_send_bytes;
|
|
unsigned int large_send_cnt;
|
|
unsigned int sg_skbs_sent;
|
|
unsigned int sg_frags_sent;
|
|
/* initial values when measuring starts */
|
|
unsigned long initial_rx_packets;
|
|
unsigned long initial_tx_packets;
|
|
/* inbound scatter gather data */
|
|
unsigned int sg_skbs_rx;
|
|
unsigned int sg_frags_rx;
|
|
unsigned int sg_alloc_page_rx;
|
|
unsigned int tx_csum;
|
|
unsigned int tx_lin;
|
|
};
|
|
|
|
/* Routing stuff */
|
|
struct qeth_routing_info {
|
|
enum qeth_routing_types type;
|
|
};
|
|
|
|
/* IPA stuff */
|
|
struct qeth_ipa_info {
|
|
__u32 supported_funcs;
|
|
__u32 enabled_funcs;
|
|
};
|
|
|
|
static inline int qeth_is_ipa_supported(struct qeth_ipa_info *ipa,
|
|
enum qeth_ipa_funcs func)
|
|
{
|
|
return (ipa->supported_funcs & func);
|
|
}
|
|
|
|
static inline int qeth_is_ipa_enabled(struct qeth_ipa_info *ipa,
|
|
enum qeth_ipa_funcs func)
|
|
{
|
|
return (ipa->supported_funcs & ipa->enabled_funcs & func);
|
|
}
|
|
|
|
#define qeth_adp_supported(c, f) \
|
|
qeth_is_ipa_supported(&c->options.adp, f)
|
|
#define qeth_adp_enabled(c, f) \
|
|
qeth_is_ipa_enabled(&c->options.adp, f)
|
|
#define qeth_is_supported(c, f) \
|
|
qeth_is_ipa_supported(&c->options.ipa4, f)
|
|
#define qeth_is_enabled(c, f) \
|
|
qeth_is_ipa_enabled(&c->options.ipa4, f)
|
|
#define qeth_is_supported6(c, f) \
|
|
qeth_is_ipa_supported(&c->options.ipa6, f)
|
|
#define qeth_is_enabled6(c, f) \
|
|
qeth_is_ipa_enabled(&c->options.ipa6, f)
|
|
#define qeth_is_ipafunc_supported(c, prot, f) \
|
|
((prot == QETH_PROT_IPV6) ? \
|
|
qeth_is_supported6(c, f) : qeth_is_supported(c, f))
|
|
#define qeth_is_ipafunc_enabled(c, prot, f) \
|
|
((prot == QETH_PROT_IPV6) ? \
|
|
qeth_is_enabled6(c, f) : qeth_is_enabled(c, f))
|
|
|
|
#define QETH_IDX_FUNC_LEVEL_OSAE_ENA_IPAT 0x0101
|
|
#define QETH_IDX_FUNC_LEVEL_OSAE_DIS_IPAT 0x0101
|
|
#define QETH_IDX_FUNC_LEVEL_IQD_ENA_IPAT 0x4108
|
|
#define QETH_IDX_FUNC_LEVEL_IQD_DIS_IPAT 0x5108
|
|
|
|
#define QETH_MODELLIST_ARRAY \
|
|
{{0x1731, 0x01, 0x1732, 0x01, QETH_CARD_TYPE_OSAE, 1, \
|
|
QETH_IDX_FUNC_LEVEL_OSAE_ENA_IPAT, \
|
|
QETH_IDX_FUNC_LEVEL_OSAE_DIS_IPAT, \
|
|
QETH_MAX_QUEUES, 0}, \
|
|
{0x1731, 0x05, 0x1732, 0x05, QETH_CARD_TYPE_IQD, 0, \
|
|
QETH_IDX_FUNC_LEVEL_IQD_ENA_IPAT, \
|
|
QETH_IDX_FUNC_LEVEL_IQD_DIS_IPAT, \
|
|
QETH_MAX_QUEUES, 0x103}, \
|
|
{0x1731, 0x06, 0x1732, 0x06, QETH_CARD_TYPE_OSN, 0, \
|
|
QETH_IDX_FUNC_LEVEL_OSAE_ENA_IPAT, \
|
|
QETH_IDX_FUNC_LEVEL_OSAE_DIS_IPAT, \
|
|
QETH_MAX_QUEUES, 0}, \
|
|
{0, 0, 0, 0, 0, 0, 0, 0, 0} }
|
|
|
|
#define QETH_REAL_CARD 1
|
|
#define QETH_VLAN_CARD 2
|
|
#define QETH_BUFSIZE 4096
|
|
|
|
/**
|
|
* some more defs
|
|
*/
|
|
#define QETH_TX_TIMEOUT 100 * HZ
|
|
#define QETH_RCD_TIMEOUT 60 * HZ
|
|
#define QETH_HEADER_SIZE 32
|
|
#define QETH_MAX_PORTNO 15
|
|
|
|
/*IPv6 address autoconfiguration stuff*/
|
|
#define UNIQUE_ID_IF_CREATE_ADDR_FAILED 0xfffe
|
|
#define UNIQUE_ID_NOT_BY_CARD 0x10000
|
|
|
|
/*****************************************************************************/
|
|
/* QDIO queue and buffer handling */
|
|
/*****************************************************************************/
|
|
#define QETH_MAX_QUEUES 4
|
|
#define QETH_IN_BUF_SIZE_DEFAULT 65536
|
|
#define QETH_IN_BUF_COUNT_DEFAULT 16
|
|
#define QETH_IN_BUF_COUNT_MIN 8
|
|
#define QETH_IN_BUF_COUNT_MAX 128
|
|
#define QETH_MAX_BUFFER_ELEMENTS(card) ((card)->qdio.in_buf_size >> 12)
|
|
#define QETH_IN_BUF_REQUEUE_THRESHOLD(card) \
|
|
((card)->qdio.in_buf_pool.buf_count / 2)
|
|
|
|
/* buffers we have to be behind before we get a PCI */
|
|
#define QETH_PCI_THRESHOLD_A(card) ((card)->qdio.in_buf_pool.buf_count+1)
|
|
/*enqueued free buffers left before we get a PCI*/
|
|
#define QETH_PCI_THRESHOLD_B(card) 0
|
|
/*not used unless the microcode gets patched*/
|
|
#define QETH_PCI_TIMER_VALUE(card) 3
|
|
|
|
/* priority queing */
|
|
#define QETH_PRIOQ_DEFAULT QETH_NO_PRIO_QUEUEING
|
|
#define QETH_DEFAULT_QUEUE 2
|
|
#define QETH_NO_PRIO_QUEUEING 0
|
|
#define QETH_PRIO_Q_ING_PREC 1
|
|
#define QETH_PRIO_Q_ING_TOS 2
|
|
#define IP_TOS_LOWDELAY 0x10
|
|
#define IP_TOS_HIGHTHROUGHPUT 0x08
|
|
#define IP_TOS_HIGHRELIABILITY 0x04
|
|
#define IP_TOS_NOTIMPORTANT 0x02
|
|
|
|
/* Packing */
|
|
#define QETH_LOW_WATERMARK_PACK 2
|
|
#define QETH_HIGH_WATERMARK_PACK 5
|
|
#define QETH_WATERMARK_PACK_FUZZ 1
|
|
|
|
#define QETH_IP_HEADER_SIZE 40
|
|
|
|
/* large receive scatter gather copy break */
|
|
#define QETH_RX_SG_CB (PAGE_SIZE >> 1)
|
|
|
|
struct qeth_hdr_layer3 {
|
|
__u8 id;
|
|
__u8 flags;
|
|
__u16 inbound_checksum; /*TSO:__u16 seqno */
|
|
__u32 token; /*TSO: __u32 reserved */
|
|
__u16 length;
|
|
__u8 vlan_prio;
|
|
__u8 ext_flags;
|
|
__u16 vlan_id;
|
|
__u16 frame_offset;
|
|
__u8 dest_addr[16];
|
|
} __attribute__ ((packed));
|
|
|
|
struct qeth_hdr_layer2 {
|
|
__u8 id;
|
|
__u8 flags[3];
|
|
__u8 port_no;
|
|
__u8 hdr_length;
|
|
__u16 pkt_length;
|
|
__u16 seq_no;
|
|
__u16 vlan_id;
|
|
__u32 reserved;
|
|
__u8 reserved2[16];
|
|
} __attribute__ ((packed));
|
|
|
|
struct qeth_hdr_osn {
|
|
__u8 id;
|
|
__u8 reserved;
|
|
__u16 seq_no;
|
|
__u16 reserved2;
|
|
__u16 control_flags;
|
|
__u16 pdu_length;
|
|
__u8 reserved3[18];
|
|
__u32 ccid;
|
|
} __attribute__ ((packed));
|
|
|
|
struct qeth_hdr {
|
|
union {
|
|
struct qeth_hdr_layer2 l2;
|
|
struct qeth_hdr_layer3 l3;
|
|
struct qeth_hdr_osn osn;
|
|
} hdr;
|
|
} __attribute__ ((packed));
|
|
|
|
/*TCP Segmentation Offload header*/
|
|
struct qeth_hdr_ext_tso {
|
|
__u16 hdr_tot_len;
|
|
__u8 imb_hdr_no;
|
|
__u8 reserved;
|
|
__u8 hdr_type;
|
|
__u8 hdr_version;
|
|
__u16 hdr_len;
|
|
__u32 payload_len;
|
|
__u16 mss;
|
|
__u16 dg_hdr_len;
|
|
__u8 padding[16];
|
|
} __attribute__ ((packed));
|
|
|
|
struct qeth_hdr_tso {
|
|
struct qeth_hdr hdr; /*hdr->hdr.l3.xxx*/
|
|
struct qeth_hdr_ext_tso ext;
|
|
} __attribute__ ((packed));
|
|
|
|
|
|
/* flags for qeth_hdr.flags */
|
|
#define QETH_HDR_PASSTHRU 0x10
|
|
#define QETH_HDR_IPV6 0x80
|
|
#define QETH_HDR_CAST_MASK 0x07
|
|
enum qeth_cast_flags {
|
|
QETH_CAST_UNICAST = 0x06,
|
|
QETH_CAST_MULTICAST = 0x04,
|
|
QETH_CAST_BROADCAST = 0x05,
|
|
QETH_CAST_ANYCAST = 0x07,
|
|
QETH_CAST_NOCAST = 0x00,
|
|
};
|
|
|
|
enum qeth_layer2_frame_flags {
|
|
QETH_LAYER2_FLAG_MULTICAST = 0x01,
|
|
QETH_LAYER2_FLAG_BROADCAST = 0x02,
|
|
QETH_LAYER2_FLAG_UNICAST = 0x04,
|
|
QETH_LAYER2_FLAG_VLAN = 0x10,
|
|
};
|
|
|
|
enum qeth_header_ids {
|
|
QETH_HEADER_TYPE_LAYER3 = 0x01,
|
|
QETH_HEADER_TYPE_LAYER2 = 0x02,
|
|
QETH_HEADER_TYPE_TSO = 0x03,
|
|
QETH_HEADER_TYPE_OSN = 0x04,
|
|
};
|
|
/* flags for qeth_hdr.ext_flags */
|
|
#define QETH_HDR_EXT_VLAN_FRAME 0x01
|
|
#define QETH_HDR_EXT_TOKEN_ID 0x02
|
|
#define QETH_HDR_EXT_INCLUDE_VLAN_TAG 0x04
|
|
#define QETH_HDR_EXT_SRC_MAC_ADDR 0x08
|
|
#define QETH_HDR_EXT_CSUM_HDR_REQ 0x10
|
|
#define QETH_HDR_EXT_CSUM_TRANSP_REQ 0x20
|
|
#define QETH_HDR_EXT_UDP_TSO 0x40 /*bit off for TCP*/
|
|
|
|
static inline int qeth_is_last_sbale(struct qdio_buffer_element *sbale)
|
|
{
|
|
return (sbale->flags & SBAL_FLAGS_LAST_ENTRY);
|
|
}
|
|
|
|
enum qeth_qdio_buffer_states {
|
|
/*
|
|
* inbound: read out by driver; owned by hardware in order to be filled
|
|
* outbound: owned by driver in order to be filled
|
|
*/
|
|
QETH_QDIO_BUF_EMPTY,
|
|
/*
|
|
* inbound: filled by hardware; owned by driver in order to be read out
|
|
* outbound: filled by driver; owned by hardware in order to be sent
|
|
*/
|
|
QETH_QDIO_BUF_PRIMED,
|
|
};
|
|
|
|
enum qeth_qdio_info_states {
|
|
QETH_QDIO_UNINITIALIZED,
|
|
QETH_QDIO_ALLOCATED,
|
|
QETH_QDIO_ESTABLISHED,
|
|
QETH_QDIO_CLEANING
|
|
};
|
|
|
|
struct qeth_buffer_pool_entry {
|
|
struct list_head list;
|
|
struct list_head init_list;
|
|
void *elements[QDIO_MAX_ELEMENTS_PER_BUFFER];
|
|
};
|
|
|
|
struct qeth_qdio_buffer_pool {
|
|
struct list_head entry_list;
|
|
int buf_count;
|
|
};
|
|
|
|
struct qeth_qdio_buffer {
|
|
struct qdio_buffer *buffer;
|
|
/* the buffer pool entry currently associated to this buffer */
|
|
struct qeth_buffer_pool_entry *pool_entry;
|
|
};
|
|
|
|
struct qeth_qdio_q {
|
|
struct qdio_buffer qdio_bufs[QDIO_MAX_BUFFERS_PER_Q];
|
|
struct qeth_qdio_buffer bufs[QDIO_MAX_BUFFERS_PER_Q];
|
|
int next_buf_to_init;
|
|
} __attribute__ ((aligned(256)));
|
|
|
|
/* possible types of qeth large_send support */
|
|
enum qeth_large_send_types {
|
|
QETH_LARGE_SEND_NO,
|
|
QETH_LARGE_SEND_TSO,
|
|
};
|
|
|
|
struct qeth_qdio_out_buffer {
|
|
struct qdio_buffer *buffer;
|
|
atomic_t state;
|
|
int next_element_to_fill;
|
|
struct sk_buff_head skb_list;
|
|
struct list_head ctx_list;
|
|
int is_header[16];
|
|
};
|
|
|
|
struct qeth_card;
|
|
|
|
enum qeth_out_q_states {
|
|
QETH_OUT_Q_UNLOCKED,
|
|
QETH_OUT_Q_LOCKED,
|
|
QETH_OUT_Q_LOCKED_FLUSH,
|
|
};
|
|
|
|
struct qeth_qdio_out_q {
|
|
struct qdio_buffer qdio_bufs[QDIO_MAX_BUFFERS_PER_Q];
|
|
struct qeth_qdio_out_buffer bufs[QDIO_MAX_BUFFERS_PER_Q];
|
|
int queue_no;
|
|
struct qeth_card *card;
|
|
atomic_t state;
|
|
int do_pack;
|
|
/*
|
|
* index of buffer to be filled by driver; state EMPTY or PACKING
|
|
*/
|
|
int next_buf_to_fill;
|
|
int sync_iqdio_error;
|
|
/*
|
|
* number of buffers that are currently filled (PRIMED)
|
|
* -> these buffers are hardware-owned
|
|
*/
|
|
atomic_t used_buffers;
|
|
/* indicates whether PCI flag must be set (or if one is outstanding) */
|
|
atomic_t set_pci_flags_count;
|
|
} __attribute__ ((aligned(256)));
|
|
|
|
struct qeth_qdio_info {
|
|
atomic_t state;
|
|
/* input */
|
|
struct qeth_qdio_q *in_q;
|
|
struct qeth_qdio_buffer_pool in_buf_pool;
|
|
struct qeth_qdio_buffer_pool init_pool;
|
|
int in_buf_size;
|
|
|
|
/* output */
|
|
int no_out_queues;
|
|
struct qeth_qdio_out_q **out_qs;
|
|
|
|
/* priority queueing */
|
|
int do_prio_queueing;
|
|
int default_out_queue;
|
|
};
|
|
|
|
enum qeth_send_errors {
|
|
QETH_SEND_ERROR_NONE,
|
|
QETH_SEND_ERROR_LINK_FAILURE,
|
|
QETH_SEND_ERROR_RETRY,
|
|
QETH_SEND_ERROR_KICK_IT,
|
|
};
|
|
|
|
#define QETH_ETH_MAC_V4 0x0100 /* like v4 */
|
|
#define QETH_ETH_MAC_V6 0x3333 /* like v6 */
|
|
/* tr mc mac is longer, but that will be enough to detect mc frames */
|
|
#define QETH_TR_MAC_NC 0xc000 /* non-canonical */
|
|
#define QETH_TR_MAC_C 0x0300 /* canonical */
|
|
|
|
#define DEFAULT_ADD_HHLEN 0
|
|
#define MAX_ADD_HHLEN 1024
|
|
|
|
/**
|
|
* buffer stuff for read channel
|
|
*/
|
|
#define QETH_CMD_BUFFER_NO 8
|
|
|
|
/**
|
|
* channel state machine
|
|
*/
|
|
enum qeth_channel_states {
|
|
CH_STATE_UP,
|
|
CH_STATE_DOWN,
|
|
CH_STATE_ACTIVATING,
|
|
CH_STATE_HALTED,
|
|
CH_STATE_STOPPED,
|
|
CH_STATE_RCD,
|
|
CH_STATE_RCD_DONE,
|
|
};
|
|
/**
|
|
* card state machine
|
|
*/
|
|
enum qeth_card_states {
|
|
CARD_STATE_DOWN,
|
|
CARD_STATE_HARDSETUP,
|
|
CARD_STATE_SOFTSETUP,
|
|
CARD_STATE_UP,
|
|
CARD_STATE_RECOVER,
|
|
};
|
|
|
|
/**
|
|
* Protocol versions
|
|
*/
|
|
enum qeth_prot_versions {
|
|
QETH_PROT_IPV4 = 0x0004,
|
|
QETH_PROT_IPV6 = 0x0006,
|
|
};
|
|
|
|
enum qeth_ip_types {
|
|
QETH_IP_TYPE_NORMAL,
|
|
QETH_IP_TYPE_VIPA,
|
|
QETH_IP_TYPE_RXIP,
|
|
QETH_IP_TYPE_DEL_ALL_MC,
|
|
};
|
|
|
|
enum qeth_cmd_buffer_state {
|
|
BUF_STATE_FREE,
|
|
BUF_STATE_LOCKED,
|
|
BUF_STATE_PROCESSED,
|
|
};
|
|
|
|
struct qeth_ipato {
|
|
int enabled;
|
|
int invert4;
|
|
int invert6;
|
|
struct list_head entries;
|
|
};
|
|
|
|
struct qeth_channel;
|
|
|
|
struct qeth_cmd_buffer {
|
|
enum qeth_cmd_buffer_state state;
|
|
struct qeth_channel *channel;
|
|
unsigned char *data;
|
|
int rc;
|
|
void (*callback) (struct qeth_channel *, struct qeth_cmd_buffer *);
|
|
};
|
|
|
|
/**
|
|
* definition of a qeth channel, used for read and write
|
|
*/
|
|
struct qeth_channel {
|
|
enum qeth_channel_states state;
|
|
struct ccw1 ccw;
|
|
spinlock_t iob_lock;
|
|
wait_queue_head_t wait_q;
|
|
struct tasklet_struct irq_tasklet;
|
|
struct ccw_device *ccwdev;
|
|
/*command buffer for control data*/
|
|
struct qeth_cmd_buffer iob[QETH_CMD_BUFFER_NO];
|
|
atomic_t irq_pending;
|
|
int io_buf_no;
|
|
int buf_no;
|
|
};
|
|
|
|
/**
|
|
* OSA card related definitions
|
|
*/
|
|
struct qeth_token {
|
|
__u32 issuer_rm_w;
|
|
__u32 issuer_rm_r;
|
|
__u32 cm_filter_w;
|
|
__u32 cm_filter_r;
|
|
__u32 cm_connection_w;
|
|
__u32 cm_connection_r;
|
|
__u32 ulp_filter_w;
|
|
__u32 ulp_filter_r;
|
|
__u32 ulp_connection_w;
|
|
__u32 ulp_connection_r;
|
|
};
|
|
|
|
struct qeth_seqno {
|
|
__u32 trans_hdr;
|
|
__u32 pdu_hdr;
|
|
__u32 pdu_hdr_ack;
|
|
__u16 ipa;
|
|
__u32 pkt_seqno;
|
|
};
|
|
|
|
struct qeth_reply {
|
|
struct list_head list;
|
|
wait_queue_head_t wait_q;
|
|
int (*callback)(struct qeth_card *, struct qeth_reply *,
|
|
unsigned long);
|
|
u32 seqno;
|
|
unsigned long offset;
|
|
atomic_t received;
|
|
int rc;
|
|
void *param;
|
|
struct qeth_card *card;
|
|
atomic_t refcnt;
|
|
};
|
|
|
|
|
|
struct qeth_card_blkt {
|
|
int time_total;
|
|
int inter_packet;
|
|
int inter_packet_jumbo;
|
|
};
|
|
|
|
#define QETH_BROADCAST_WITH_ECHO 0x01
|
|
#define QETH_BROADCAST_WITHOUT_ECHO 0x02
|
|
#define QETH_LAYER2_MAC_READ 0x01
|
|
#define QETH_LAYER2_MAC_REGISTERED 0x02
|
|
struct qeth_card_info {
|
|
unsigned short unit_addr2;
|
|
unsigned short cula;
|
|
unsigned short chpid;
|
|
__u16 func_level;
|
|
char mcl_level[QETH_MCL_LENGTH + 1];
|
|
int guestlan;
|
|
int mac_bits;
|
|
int portname_required;
|
|
int portno;
|
|
char portname[9];
|
|
enum qeth_card_types type;
|
|
enum qeth_link_types link_type;
|
|
int is_multicast_different;
|
|
int initial_mtu;
|
|
int max_mtu;
|
|
int broadcast_capable;
|
|
int unique_id;
|
|
struct qeth_card_blkt blkt;
|
|
__u32 csum_mask;
|
|
enum qeth_ipa_promisc_modes promisc_mode;
|
|
};
|
|
|
|
struct qeth_card_options {
|
|
struct qeth_routing_info route4;
|
|
struct qeth_ipa_info ipa4;
|
|
struct qeth_ipa_info adp; /*Adapter parameters*/
|
|
struct qeth_routing_info route6;
|
|
struct qeth_ipa_info ipa6;
|
|
enum qeth_checksum_types checksum_type;
|
|
int broadcast_mode;
|
|
int macaddr_mode;
|
|
int fake_broadcast;
|
|
int add_hhlen;
|
|
int layer2;
|
|
enum qeth_large_send_types large_send;
|
|
int performance_stats;
|
|
int rx_sg_cb;
|
|
enum qeth_ipa_isolation_modes isolation;
|
|
};
|
|
|
|
/*
|
|
* thread bits for qeth_card thread masks
|
|
*/
|
|
enum qeth_threads {
|
|
QETH_RECOVER_THREAD = 1,
|
|
};
|
|
|
|
struct qeth_osn_info {
|
|
int (*assist_cb)(struct net_device *dev, void *data);
|
|
int (*data_cb)(struct sk_buff *skb);
|
|
};
|
|
|
|
enum qeth_discipline_id {
|
|
QETH_DISCIPLINE_LAYER3 = 0,
|
|
QETH_DISCIPLINE_LAYER2 = 1,
|
|
};
|
|
|
|
struct qeth_discipline {
|
|
qdio_handler_t *input_handler;
|
|
qdio_handler_t *output_handler;
|
|
int (*recover)(void *ptr);
|
|
struct ccwgroup_driver *ccwgdriver;
|
|
};
|
|
|
|
struct qeth_vlan_vid {
|
|
struct list_head list;
|
|
unsigned short vid;
|
|
};
|
|
|
|
struct qeth_mc_mac {
|
|
struct list_head list;
|
|
__u8 mc_addr[MAX_ADDR_LEN];
|
|
unsigned char mc_addrlen;
|
|
int is_vmac;
|
|
};
|
|
|
|
struct qeth_skb_data {
|
|
__u32 magic;
|
|
int count;
|
|
};
|
|
|
|
#define QETH_SKB_MAGIC 0x71657468
|
|
#define QETH_SIGA_CC2_RETRIES 3
|
|
|
|
struct qeth_card {
|
|
struct list_head list;
|
|
enum qeth_card_states state;
|
|
int lan_online;
|
|
spinlock_t lock;
|
|
struct ccwgroup_device *gdev;
|
|
struct qeth_channel read;
|
|
struct qeth_channel write;
|
|
struct qeth_channel data;
|
|
|
|
struct net_device *dev;
|
|
struct net_device_stats stats;
|
|
|
|
struct qeth_card_info info;
|
|
struct qeth_token token;
|
|
struct qeth_seqno seqno;
|
|
struct qeth_card_options options;
|
|
|
|
wait_queue_head_t wait_q;
|
|
spinlock_t vlanlock;
|
|
spinlock_t mclock;
|
|
struct vlan_group *vlangrp;
|
|
struct list_head vid_list;
|
|
struct list_head mc_list;
|
|
struct work_struct kernel_thread_starter;
|
|
spinlock_t thread_mask_lock;
|
|
unsigned long thread_start_mask;
|
|
unsigned long thread_allowed_mask;
|
|
unsigned long thread_running_mask;
|
|
spinlock_t ip_lock;
|
|
struct list_head ip_list;
|
|
struct list_head *ip_tbd_list;
|
|
struct qeth_ipato ipato;
|
|
struct list_head cmd_waiter_list;
|
|
/* QDIO buffer handling */
|
|
struct qeth_qdio_info qdio;
|
|
struct qeth_perf_stats perf_stats;
|
|
int use_hard_stop;
|
|
struct qeth_osn_info osn_info;
|
|
struct qeth_discipline discipline;
|
|
atomic_t force_alloc_skb;
|
|
struct service_level qeth_service_level;
|
|
};
|
|
|
|
struct qeth_card_list_struct {
|
|
struct list_head list;
|
|
rwlock_t rwlock;
|
|
};
|
|
|
|
/*some helper functions*/
|
|
#define QETH_CARD_IFNAME(card) (((card)->dev)? (card)->dev->name : "")
|
|
|
|
static inline struct qeth_card *CARD_FROM_CDEV(struct ccw_device *cdev)
|
|
{
|
|
struct qeth_card *card = dev_get_drvdata(&((struct ccwgroup_device *)
|
|
dev_get_drvdata(&cdev->dev))->dev);
|
|
return card;
|
|
}
|
|
|
|
static inline int qeth_get_micros(void)
|
|
{
|
|
return (int) (get_clock() >> 12);
|
|
}
|
|
|
|
static inline int qeth_get_ip_version(struct sk_buff *skb)
|
|
{
|
|
switch (skb->protocol) {
|
|
case ETH_P_IPV6:
|
|
return 6;
|
|
case ETH_P_IP:
|
|
return 4;
|
|
default:
|
|
return 0;
|
|
}
|
|
}
|
|
|
|
static inline void qeth_put_buffer_pool_entry(struct qeth_card *card,
|
|
struct qeth_buffer_pool_entry *entry)
|
|
{
|
|
list_add_tail(&entry->list, &card->qdio.in_buf_pool.entry_list);
|
|
}
|
|
|
|
extern struct ccwgroup_driver qeth_l2_ccwgroup_driver;
|
|
extern struct ccwgroup_driver qeth_l3_ccwgroup_driver;
|
|
const char *qeth_get_cardname_short(struct qeth_card *);
|
|
int qeth_realloc_buffer_pool(struct qeth_card *, int);
|
|
int qeth_core_load_discipline(struct qeth_card *, enum qeth_discipline_id);
|
|
void qeth_core_free_discipline(struct qeth_card *);
|
|
int qeth_core_create_device_attributes(struct device *);
|
|
void qeth_core_remove_device_attributes(struct device *);
|
|
int qeth_core_create_osn_attributes(struct device *);
|
|
void qeth_core_remove_osn_attributes(struct device *);
|
|
|
|
/* exports for qeth discipline device drivers */
|
|
extern struct qeth_card_list_struct qeth_core_card_list;
|
|
extern struct kmem_cache *qeth_core_header_cache;
|
|
extern struct qeth_dbf_info qeth_dbf[QETH_DBF_INFOS];
|
|
|
|
void qeth_set_allowed_threads(struct qeth_card *, unsigned long , int);
|
|
int qeth_threads_running(struct qeth_card *, unsigned long);
|
|
int qeth_wait_for_threads(struct qeth_card *, unsigned long);
|
|
int qeth_do_run_thread(struct qeth_card *, unsigned long);
|
|
void qeth_clear_thread_start_bit(struct qeth_card *, unsigned long);
|
|
void qeth_clear_thread_running_bit(struct qeth_card *, unsigned long);
|
|
int qeth_core_hardsetup_card(struct qeth_card *);
|
|
void qeth_print_status_message(struct qeth_card *);
|
|
int qeth_init_qdio_queues(struct qeth_card *);
|
|
int qeth_send_startlan(struct qeth_card *);
|
|
int qeth_send_stoplan(struct qeth_card *);
|
|
int qeth_send_ipa_cmd(struct qeth_card *, struct qeth_cmd_buffer *,
|
|
int (*reply_cb)
|
|
(struct qeth_card *, struct qeth_reply *, unsigned long),
|
|
void *);
|
|
struct qeth_cmd_buffer *qeth_get_ipacmd_buffer(struct qeth_card *,
|
|
enum qeth_ipa_cmds, enum qeth_prot_versions);
|
|
int qeth_query_setadapterparms(struct qeth_card *);
|
|
int qeth_check_qdio_errors(struct qdio_buffer *, unsigned int, const char *);
|
|
void qeth_queue_input_buffer(struct qeth_card *, int);
|
|
struct sk_buff *qeth_core_get_next_skb(struct qeth_card *,
|
|
struct qdio_buffer *, struct qdio_buffer_element **, int *,
|
|
struct qeth_hdr **);
|
|
void qeth_schedule_recovery(struct qeth_card *);
|
|
void qeth_qdio_output_handler(struct ccw_device *, unsigned int,
|
|
int, int, int, unsigned long);
|
|
void qeth_clear_ipacmd_list(struct qeth_card *);
|
|
int qeth_qdio_clear_card(struct qeth_card *, int);
|
|
void qeth_clear_working_pool_list(struct qeth_card *);
|
|
void qeth_clear_cmd_buffers(struct qeth_channel *);
|
|
void qeth_clear_qdio_buffers(struct qeth_card *);
|
|
void qeth_setadp_promisc_mode(struct qeth_card *);
|
|
struct net_device_stats *qeth_get_stats(struct net_device *);
|
|
int qeth_change_mtu(struct net_device *, int);
|
|
int qeth_setadpparms_change_macaddr(struct qeth_card *);
|
|
void qeth_tx_timeout(struct net_device *);
|
|
void qeth_prepare_control_data(struct qeth_card *, int,
|
|
struct qeth_cmd_buffer *);
|
|
void qeth_release_buffer(struct qeth_channel *, struct qeth_cmd_buffer *);
|
|
void qeth_prepare_ipa_cmd(struct qeth_card *, struct qeth_cmd_buffer *, char);
|
|
struct qeth_cmd_buffer *qeth_wait_for_buffer(struct qeth_channel *);
|
|
int qeth_mdio_read(struct net_device *, int, int);
|
|
int qeth_snmp_command(struct qeth_card *, char __user *);
|
|
struct qeth_cmd_buffer *qeth_get_adapter_cmd(struct qeth_card *, __u32, __u32);
|
|
int qeth_default_setadapterparms_cb(struct qeth_card *, struct qeth_reply *,
|
|
unsigned long);
|
|
int qeth_send_control_data(struct qeth_card *, int, struct qeth_cmd_buffer *,
|
|
int (*reply_cb)(struct qeth_card *, struct qeth_reply*, unsigned long),
|
|
void *reply_param);
|
|
int qeth_get_priority_queue(struct qeth_card *, struct sk_buff *, int, int);
|
|
int qeth_get_elements_no(struct qeth_card *, void *, struct sk_buff *, int);
|
|
int qeth_do_send_packet_fast(struct qeth_card *, struct qeth_qdio_out_q *,
|
|
struct sk_buff *, struct qeth_hdr *, int, int, int);
|
|
int qeth_do_send_packet(struct qeth_card *, struct qeth_qdio_out_q *,
|
|
struct sk_buff *, struct qeth_hdr *, int);
|
|
int qeth_core_get_sset_count(struct net_device *, int);
|
|
void qeth_core_get_ethtool_stats(struct net_device *,
|
|
struct ethtool_stats *, u64 *);
|
|
void qeth_core_get_strings(struct net_device *, u32, u8 *);
|
|
void qeth_core_get_drvinfo(struct net_device *, struct ethtool_drvinfo *);
|
|
void qeth_dbf_longtext(enum qeth_dbf_names dbf_nix, int level, char *text, ...);
|
|
int qeth_core_ethtool_get_settings(struct net_device *, struct ethtool_cmd *);
|
|
int qeth_set_access_ctrl_online(struct qeth_card *card);
|
|
|
|
/* exports for OSN */
|
|
int qeth_osn_assist(struct net_device *, void *, int);
|
|
int qeth_osn_register(unsigned char *read_dev_no, struct net_device **,
|
|
int (*assist_cb)(struct net_device *, void *),
|
|
int (*data_cb)(struct sk_buff *));
|
|
void qeth_osn_deregister(struct net_device *);
|
|
|
|
#endif /* __QETH_CORE_H__ */
|