mirror of
https://github.com/adulau/aha.git
synced 2024-12-27 19:26:25 +00:00
hwmon: (coretemp) Add Lynnfield CPU
Add Lynnfield processor support. Lynnfield is a quad-core Nehalem based microprocessor for Desktop market, which is introduced in September 2009. Signed-off-by: Huaxu Wan <huaxu.wan@linux.intel.com> Signed-off-by: Kent Liu <kent.liu@linux.intel.com> Acked-by: Rudolf Marek <r.marek@assembler.cz> Signed-off-by: Jean Delvare <khali@linux-fr.org>
This commit is contained in:
parent
eccfed4221
commit
fa08acd7d1
2 changed files with 5 additions and 3 deletions
|
@ -6,7 +6,7 @@ Supported chips:
|
|||
Prefix: 'coretemp'
|
||||
CPUID: family 0x6, models 0xe (Pentium M DC), 0xf (Core 2 DC 65nm),
|
||||
0x16 (Core 2 SC 65nm), 0x17 (Penryn 45nm),
|
||||
0x1a (Nehalem), 0x1c (Atom).
|
||||
0x1a (Nehalem), 0x1c (Atom), 0x1e (Lynnfield)
|
||||
Datasheet: Intel 64 and IA-32 Architectures Software Developer's Manual
|
||||
Volume 3A: System Programming Guide
|
||||
http://softwarecommunity.intel.com/Wiki/Mobility/720.htm
|
||||
|
|
|
@ -442,11 +442,13 @@ static int __init coretemp_init(void)
|
|||
|
||||
/* check if family 6, models 0xe (Pentium M DC),
|
||||
0xf (Core 2 DC 65nm), 0x16 (Core 2 SC 65nm),
|
||||
0x17 (Penryn 45nm), 0x1a (Nehalem), 0x1c (Atom) */
|
||||
0x17 (Penryn 45nm), 0x1a (Nehalem), 0x1c (Atom),
|
||||
0x1e (Lynnfield) */
|
||||
if ((c->cpuid_level < 0) || (c->x86 != 0x6) ||
|
||||
!((c->x86_model == 0xe) || (c->x86_model == 0xf) ||
|
||||
(c->x86_model == 0x16) || (c->x86_model == 0x17) ||
|
||||
(c->x86_model == 0x1A) || (c->x86_model == 0x1c))) {
|
||||
(c->x86_model == 0x1a) || (c->x86_model == 0x1c) ||
|
||||
(c->x86_model == 0x1e))) {
|
||||
|
||||
/* supported CPU not found, but report the unknown
|
||||
family 6 CPU */
|
||||
|
|
Loading…
Reference in a new issue