mirror of
https://github.com/adulau/aha.git
synced 2024-12-29 04:06:22 +00:00
sh: new sh_mobile mstpcr clocks base code
Add base code to handle new mstpcr clocks. Make sure clock rates propagate. Signed-off-by: Magnus Damm <damm@igel.co.jp> Signed-off-by: Paul Mundt <lethal@linux-sh.org>
This commit is contained in:
parent
1dc7b776d9
commit
7c7e02a28b
1 changed files with 41 additions and 4 deletions
|
@ -516,16 +516,19 @@ static struct clk_ops sh7722_video_clk_ops = {
|
|||
static struct clk sh7722_umem_clock = {
|
||||
.name = "umem_clk",
|
||||
.ops = &sh7722_frqcr_clk_ops,
|
||||
.flags = CLK_RATE_PROPAGATES,
|
||||
};
|
||||
|
||||
static struct clk sh7722_sh_clock = {
|
||||
.name = "sh_clk",
|
||||
.ops = &sh7722_frqcr_clk_ops,
|
||||
.flags = CLK_RATE_PROPAGATES,
|
||||
};
|
||||
|
||||
static struct clk sh7722_peripheral_clock = {
|
||||
.name = "peripheral_clk",
|
||||
.ops = &sh7722_frqcr_clk_ops,
|
||||
.flags = CLK_RATE_PROPAGATES,
|
||||
};
|
||||
|
||||
static struct clk sh7722_sdram_clock = {
|
||||
|
@ -533,6 +536,11 @@ static struct clk sh7722_sdram_clock = {
|
|||
.ops = &sh7722_frqcr_clk_ops,
|
||||
};
|
||||
|
||||
static struct clk sh7722_r_clock = {
|
||||
.name = "r_clk",
|
||||
.rate = 32768,
|
||||
.flags = CLK_RATE_PROPAGATES,
|
||||
};
|
||||
|
||||
#ifndef CONFIG_CPU_SUBTYPE_SH7343
|
||||
|
||||
|
@ -612,9 +620,16 @@ static void sh7722_mstpcr_disable(struct clk *clk)
|
|||
sh7722_mstpcr_start_stop(clk, 0);
|
||||
}
|
||||
|
||||
static void sh7722_mstpcr_recalc(struct clk *clk)
|
||||
{
|
||||
if (clk->parent)
|
||||
clk->rate = clk->parent->rate;
|
||||
}
|
||||
|
||||
static struct clk_ops sh7722_mstpcr_clk_ops = {
|
||||
.enable = sh7722_mstpcr_enable,
|
||||
.disable = sh7722_mstpcr_disable,
|
||||
.recalc = sh7722_mstpcr_recalc,
|
||||
};
|
||||
|
||||
#define DECLARE_MSTPCRN(regnr, bitnr, bitstr) \
|
||||
|
@ -664,6 +679,16 @@ static struct clk sh7722_mstpcr[] = {
|
|||
DECLARE_MSTPCR(2),
|
||||
};
|
||||
|
||||
#define MSTPCR(_name, _parent, regnr, bitnr) \
|
||||
{ \
|
||||
.name = _name, \
|
||||
.arch_flags = MSTPCR_ARCH_FLAGS(regnr, bitnr), \
|
||||
.ops = (void *)_parent, \
|
||||
}
|
||||
|
||||
static struct clk sh7722_mstpcr_clocks[] = {
|
||||
};
|
||||
|
||||
static struct clk *sh7722_clocks[] = {
|
||||
&sh7722_umem_clock,
|
||||
&sh7722_sh_clock,
|
||||
|
@ -698,16 +723,28 @@ arch_init_clk_ops(struct clk_ops **ops, int type)
|
|||
|
||||
int __init arch_clk_init(void)
|
||||
{
|
||||
struct clk *master;
|
||||
struct clk *clk;
|
||||
int i;
|
||||
|
||||
master = clk_get(NULL, "master_clk");
|
||||
clk = clk_get(NULL, "master_clk");
|
||||
for (i = 0; i < ARRAY_SIZE(sh7722_clocks); i++) {
|
||||
pr_debug( "Registering clock '%s'\n", sh7722_clocks[i]->name);
|
||||
sh7722_clocks[i]->parent = master;
|
||||
sh7722_clocks[i]->parent = clk;
|
||||
clk_register(sh7722_clocks[i]);
|
||||
}
|
||||
clk_put(master);
|
||||
clk_put(clk);
|
||||
|
||||
clk_register(&sh7722_r_clock);
|
||||
|
||||
for (i = 0; i < ARRAY_SIZE(sh7722_mstpcr_clocks); i++) {
|
||||
pr_debug( "Registering mstpcr clock '%s'\n",
|
||||
sh7722_mstpcr_clocks[i].name);
|
||||
clk = clk_get(NULL, (void *) sh7722_mstpcr_clocks[i].ops);
|
||||
sh7722_mstpcr_clocks[i].parent = clk;
|
||||
sh7722_mstpcr_clocks[i].ops = &sh7722_mstpcr_clk_ops;
|
||||
clk_register(&sh7722_mstpcr_clocks[i]);
|
||||
clk_put(clk);
|
||||
}
|
||||
|
||||
for (i = 0; i < ARRAY_SIZE(sh7722_mstpcr); i++) {
|
||||
pr_debug( "Registering mstpcr '%s'\n", sh7722_mstpcr[i].name);
|
||||
|
|
Loading…
Reference in a new issue