mirror of
https://github.com/adulau/aha.git
synced 2024-12-27 03:06:10 +00:00
pata_pdc202xx_old: fix UDMA33 handling
The original driver doesn't use 66 MHz clock for UDMA33. [ The alternative solution would be to adjust UDMA33 timings for 66 MHz clock but I think that it is safer to stick with old & tested behavior for now. ] Signed-off-by: Bartlomiej Zolnierkiewicz <bzolnier@gmail.com> Signed-off-by: Jeff Garzik <jgarzik@redhat.com>
This commit is contained in:
parent
29b7e43c31
commit
6ad58b245a
1 changed files with 3 additions and 3 deletions
|
@ -2,7 +2,7 @@
|
|||
* pata_pdc202xx_old.c - Promise PDC202xx PATA for new ATA layer
|
||||
* (C) 2005 Red Hat Inc
|
||||
* Alan Cox <alan@lxorguk.ukuu.org.uk>
|
||||
* (C) 2007 Bartlomiej Zolnierkiewicz
|
||||
* (C) 2007,2009 Bartlomiej Zolnierkiewicz
|
||||
*
|
||||
* Based in part on linux/drivers/ide/pci/pdc202xx_old.c
|
||||
*
|
||||
|
@ -158,7 +158,7 @@ static void pdc2026x_bmdma_start(struct ata_queued_cmd *qc)
|
|||
u32 len;
|
||||
|
||||
/* Check we keep host level locking here */
|
||||
if (adev->dma_mode >= XFER_UDMA_2)
|
||||
if (adev->dma_mode > XFER_UDMA_2)
|
||||
iowrite8(ioread8(clock) | sel66, clock);
|
||||
else
|
||||
iowrite8(ioread8(clock) & ~sel66, clock);
|
||||
|
@ -212,7 +212,7 @@ static void pdc2026x_bmdma_stop(struct ata_queued_cmd *qc)
|
|||
iowrite8(ioread8(clock) & ~sel66, clock);
|
||||
}
|
||||
/* Flip back to 33Mhz for PIO */
|
||||
if (adev->dma_mode >= XFER_UDMA_2)
|
||||
if (adev->dma_mode > XFER_UDMA_2)
|
||||
iowrite8(ioread8(clock) & ~sel66, clock);
|
||||
ata_bmdma_stop(qc);
|
||||
pdc202xx_set_piomode(ap, adev);
|
||||
|
|
Loading…
Reference in a new issue