adulau/aha
1
0
Fork 0
mirror of https://github.com/adulau/aha.git synced 2024-12-28 11:46:19 +00:00
Code Issues Projects Releases Packages Wiki Activity

bnx2x: Beautify bnx2x_dump.h

Browse source 
Signed-off-by: Yitchak Gertner <gertner@broadcom.com>
Signed-off-by: Eilon Greenstein <eilong@broadcom.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:
Eilon Greenstein 2009-08-12 08:24:18 +00:00 committed by David S. Miller
parent 573f203574
commit 45a4864d80
1 changed files with 449 additions and 441 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

16
drivers/net/bnx2x_dump.h
View file

@ -13,6 +13,10 @@
* The signature is time stamp, diag version and grc_dump version * The signature is time stamp, diag version and grc_dump version
*/ */
#ifndef BNX2X_DUMP_H
#define BNX2X_DUMP_H
struct dump_sign { struct dump_sign {
u32 time_stamp; u32 time_stamp;
u32 diag_ver; u32 diag_ver;
@ -351,8 +355,8 @@ static const struct reg_addr reg_addrs[REGS_COUNT] = {
}; };
#define IDLEREGS_COUNT 277 #define IDLE_REGS_COUNT 277
static const struct reg_addr idle_addrs[IDLEREGS_COUNT] = { static const struct reg_addr idle_addrs[IDLE_REGS_COUNT] = {
{ 0x2114, 1, RI_ALL_ONLINE }, { 0x2120, 1, RI_ALL_ONLINE }, { 0x2114, 1, RI_ALL_ONLINE }, { 0x2120, 1, RI_ALL_ONLINE },
{ 0x212c, 4, RI_ALL_ONLINE }, { 0x2814, 1, RI_ALL_ONLINE }, { 0x212c, 4, RI_ALL_ONLINE }, { 0x2814, 1, RI_ALL_ONLINE },
{ 0x281c, 2, RI_ALL_ONLINE }, { 0xa38c, 1, RI_ALL_ONLINE }, { 0x281c, 2, RI_ALL_ONLINE }, { 0xa38c, 1, RI_ALL_ONLINE },
@ -494,16 +498,17 @@ static const struct reg_addr idle_addrs[IDLEREGS_COUNT] = {
{ 0x3380c0, 1, RI_ALL_ONLINE } { 0x3380c0, 1, RI_ALL_ONLINE }
}; };
#define WREGS_COUNT_E1 1
static const u32 read_reg_e1_0[] = { 0x1b1000 }; static const u32 read_reg_e1_0[] = { 0x1b1000 };
#define WREGS_COUNT_E1 1
static const struct wreg_addr wreg_addrs_e1[WREGS_COUNT_E1] = { static const struct wreg_addr wreg_addrs_e1[WREGS_COUNT_E1] = {
{ 0x1b0c00, 192, 1, read_reg_e1_0, RI_E1_OFFLINE } { 0x1b0c00, 192, 1, read_reg_e1_0, RI_E1_OFFLINE }
}; };
static const u32 read_reg_e1h_0[] = { 0x1b1040, 0x1b1000 };
#define WREGS_COUNT_E1H 1 #define WREGS_COUNT_E1H 1
static const u32 read_reg_e1h_0[] = { 0x1b1040, 0x1b1000 };
static const struct wreg_addr wreg_addrs_e1h[WREGS_COUNT_E1H] = { static const struct wreg_addr wreg_addrs_e1h[WREGS_COUNT_E1H] = {
{ 0x1b0c00, 256, 2, read_reg_e1h_0, RI_E1H_OFFLINE } { 0x1b0c00, 256, 2, read_reg_e1h_0, RI_E1H_OFFLINE }
}; };
@ -518,9 +523,12 @@ static const u32 timer_status_regs_e1[TIMER_REGS_COUNT_E1] =
static const u32 timer_scan_regs_e1[TIMER_REGS_COUNT_E1] = static const u32 timer_scan_regs_e1[TIMER_REGS_COUNT_E1] =
{ 0x1640d0, 0x1640d4 }; { 0x1640d0, 0x1640d4 };
#define TIMER_REGS_COUNT_E1H 2 #define TIMER_REGS_COUNT_E1H 2
static const u32 timer_status_regs_e1h[TIMER_REGS_COUNT_E1H] = static const u32 timer_status_regs_e1h[TIMER_REGS_COUNT_E1H] =
{ 0x164014, 0x164018 }; { 0x164014, 0x164018 };
static const u32 timer_scan_regs_e1h[TIMER_REGS_COUNT_E1H] = static const u32 timer_scan_regs_e1h[TIMER_REGS_COUNT_E1H] =
{ 0x1640d0, 0x1640d4 }; { 0x1640d0, 0x1640d4 };
#endif /* BNX2X_DUMP_H */