adulau/aha
1
0
Fork 0
mirror of https://github.com/adulau/aha.git synced 2024-12-28 19:56:18 +00:00
Code Issues Projects Releases Packages Wiki Activity

ASoC: Switch FSL SSI DAI over to symmetric_rates

Browse source 
The effect of symmetric_constraints should provide a standard way to
enforce the use of the same sample rate for both directions.

Signed-off-by: Mark Brown <broonie@opensource.wolfsonmicro.com>
Acked-by: Timur Tabi <timur@freescale.com>
This commit is contained in:
Mark Brown 2009-05-23 10:41:05 +01:00
parent 0c0e09e21a
commit 08d15f034e
1 changed files with 3 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

9
sound/soc/fsl/fsl_ssi.c
View file

@ -375,18 +375,14 @@ static int fsl_ssi_startup(struct snd_pcm_substream *substream,
struct snd_pcm_runtime *first_runtime = struct snd_pcm_runtime *first_runtime =
ssi_private->first_stream->runtime; ssi_private->first_stream->runtime;
if (!first_runtime->rate || !first_runtime->sample_bits) { if (!first_runtime->sample_bits) {
dev_err(substream->pcm->card->dev, dev_err(substream->pcm->card->dev,
"set sample rate and size in %s stream first\n", "set sample size in %s stream first\n",
substream->stream == SNDRV_PCM_STREAM_PLAYBACK substream->stream == SNDRV_PCM_STREAM_PLAYBACK
? "capture" : "playback"); ? "capture" : "playback");
return -EAGAIN; return -EAGAIN;
} }
snd_pcm_hw_constraint_minmax(substream->runtime,
SNDRV_PCM_HW_PARAM_RATE,
first_runtime->rate, first_runtime->rate);
/* If we're in synchronous mode, then we need to constrain /* If we're in synchronous mode, then we need to constrain
* the sample size as well. We don't support independent sample * the sample size as well. We don't support independent sample
* rates in asynchronous mode. * rates in asynchronous mode.
@ -693,6 +689,7 @@ struct snd_soc_dai *fsl_ssi_create_dai(struct fsl_ssi_info *ssi_info)
fsl_ssi_dai->name = ssi_private->name; fsl_ssi_dai->name = ssi_private->name;
fsl_ssi_dai->id = ssi_info->id; fsl_ssi_dai->id = ssi_info->id;
fsl_ssi_dai->dev = ssi_info->dev; fsl_ssi_dai->dev = ssi_info->dev;
fsl_ssi_dai->symmetric_rates = 1;
ret = snd_soc_register_dai(fsl_ssi_dai); ret = snd_soc_register_dai(fsl_ssi_dai);
if (ret != 0) { if (ret != 0) {